




Pin Configuration

**SOP-7****SOP-8**

Marking Information



Pin Description


| Pin Number | Pin Number | I/O | Description |
|------------|------------|-----|---|
| 1 | NA | -- | Un-connection Pin. Left float in the practical design |
| 2 | VDD | P | IC power supply pin |
| 3 | FB | I | Feedback pin. The loop regulation is achieved by connecting a photo-coupler to this pin. PWM duty cycle is determined by this pin voltage and the current sense signal at Pin 4 |
| 4 | CS | I | Current Sense Input Pin |
| 5,6 | Drain | O | The Power MOSFET Drain |
| 7,8 | GND | P | The Ground of the IC |



Ordering Information

| Part Number | Description |
|-------------|---------------------------------|
| DP2353 | SOP7/SOP8, Pb free, 4000Pcs/Rel |

Block Diagram



**Absolute Maximum Ratings (Note 1)**

| Parameter | Value | Unit |
|---|-------------|------|
| VDD DC Supply Voltage | 30 | V |
| VDD DC Clamp Current | 10 | mA |
| Drain Pin | -0.3 to 600 | V |
| FB, CS Voltage Range | -0.3 to 7 | V |
| Package Thermal Resistance---Junction to Ambient(DIP-7) | 105 | °C/W |
| Maximum Junction Temperature | 175 | °C |
| Storage Temperature Range | -65 to 150 | °C |
| Lead Temperature (Soldering, 10sec.) | 260 | °C |
| ESD Capability, HBM (Human Body Model) | 4 | kV |
| ESD Capability, MM (Machine Model) | 500 | V |

Recommended Operation Conditions (Note 2)

| Parameter | Value | Unit |
|-------------------------------|-----------|------|
| Supply Voltage, VDD | 10 to 26 | V |
| Operating Ambient Temperature | -40 to 85 | °C |

Electrical Characteristics (Ta = 25°C, VIN=12V, if not otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ. | Max | Unit |
|--|---------------------------------|--------------------------------------|-----|------|------|------|
| Supply Voltage Section(VDD Pin) | | | | | | |
| I_{VDD_st} | Start-up current into VDD pin | | | 2 | 20 | uA |
| I_{VDD_Op} | Operation Current | $V_{FB}=3V$ | | 1.2 | 2 | mA |
| $I_{VDD_standby}$ | Standby Current | | | 0.6 | 1 | mA |
| V_{DD_ON} | VDD Under Voltage Lockout Exit | | 19 | 21 | 21.5 | V |
| V_{DD_OFF} | VDD Under Voltage Lockout Enter | | 8 | 9 | 10 | V |
| V_{DD_OVP} | VDD OVP Threshold | | 29 | 31 | 33 | V |
| V_{DD_Clamp} | VDD Zener Clamp Voltage | $I(V_{DD})=7\text{ mA}$ | 33 | 35 | 37 | V |
| Feedback Input Section (FB Pin) | | | | | | |
| V_{FB_Open} | FB Open Voltage | | | 5.9 | | V |
| I_{FB_Short} | FB Short Circuit Current | Short FB Pin to GND, Measure Current | | 0.3 | | mA |
| Z_{FB_IN} | FB Input Impedance | | | 20 | | KΩ |
| A_{CS} | PWM Gain | $\Delta V_{FB}/\Delta V_{CS}$ | | 2.0 | | V/V |



| | | | | | | |
|---|---|---------------------|------|------|------|----------|
| V_{skip} | FB Under Voltage PWM Clock is OFF | | | 1.0 | | V |
| $V_{\text{TH_OLP}}$ | Power Limiting FB Threshold Voltage | | | 3.6 | | V |
| $T_{\text{D_OLP}}$ | Power Limiting Debounce Time | SEL Pin is floating | | 75 | | ms |
| Current Sense Input Section (CS Pin) | | | | | | |
| T_{LEB} | CS Input Leading Edge Blanking Time | | | 250 | | ns |
| $V_{\text{cs(max)}}$ | Current limiting threshold | | 0.97 | 1.0 | 1.03 | V |
| $T_{\text{D_OC}}$ | Over Current Detection and Control Delay | | | 70 | | ns |
| Oscillator Section | | | | | | |
| F_{OSC} | Normal Oscillation Frequency | | 60 | 65 | 70 | KHz |
| $\frac{\Delta F(\text{shuffle})}{F_{\text{OSC}}}$ | Frequency Shuffling Range | | -4 | | 4 | % |
| $T(\text{shuffle})$ | Frequency Shuffling Period | | | 32 | | ms |
| D_{MAX} | Maximum Switching Duty Cycle | | | 66.7 | | % |
| F_{Burst} | Burst Mode Base Frequency | | | 22 | | KHz |
| On-Chip Thermal Shutdown | | | | | | |
| T_{SD} | Thermal Shutdown | (Note 3) | --- | 165 | -- | °C |
| T_{RC} | Thermal Recovery | (Note 3) | | 140 | -- | °C |
| Power MOSFET Section (Drain Pin) | | | | | | |
| V_{BR} | Power MOSFET Drain Source Breakdown Voltage | | 600 | | | V |
| R_{dson} | Static Drain-Source On Resistance | | | 10 | | Ω |







Note1. Stresses listed as the above "Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note2. The device is not guaranteed to function outside its operating conditions.

Note3. Guaranteed by the Design.



Characterization Plots





OperationDescription

DP2353 is a high performance current mode PWM power switch for offline flyback converter, motor driver power supply, and adapter applications.

● System Start-Up Operation and IC Operation Current

Before the IC starts to work, it consumes only startup current (typically 2uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches turn on threshold VDD_ON (typical 21V), DP2353 begins switching and the IC operation current is increased to be 1mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage. When the IC enters into burst mode, the IC operation current will decrease further, thus less than 75mW standby power.




Fig.1

● Oscillator with Frequency Shuffling

PWM switching frequency in DP2353 is fixed to 65KHz and is trimmed to tight range. To improve

system EMI performance, DP2353 operates the system with 4% frequency shuffling around setting frequency.

● Green Mode Operation

Since the main power dissipation at light/zero load in a switching mode power supply is from the switching loss which is proportional to the PWM switching frequency. To meet green mode requirement, it is necessary to reduce the switching cycles under such conditions either by skipping some switching pulses or by reducing the switching frequency.

Smooth Frequency Foldback

In DP2353, a Proprietary “Smooth Frequency Foldback” function is integrated to foldback the PWM switching frequency when the loading is light. Compared to the other frequency reduction implementations, this technique can reduce the PWM frequency smoothly without audible noise.




Fig.2

Burst Mode Control

When the loading is very small, the system enters into burst mode. When VFB drops below Vskip, DP2353 will stop switching and output voltage starts to drop (as shown in Fig.3), which causes the VFB to rise. Once VFB rises above Vskip, switching resumes. Burst mode control alternately



enables and disables switching, thereby reducing switching loss in standby mode.




Fig.3

● Built-in Slope Compensation

In the conventional application, the problem of the stability is a critical issue for current mode controlling, when it operates in higher than 50% of the duty-cycle. In DP2353 the slope compensation circuit is integrated by adding voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

● Leading Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs across the sensing resistor. The spike is caused by primary side capacitance and secondary side rectifier reverse recovery. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (250ns, typical), the PWM comparator is disabled and cannot switch off the gate driver.

● On Chip Thermal Shutdown (OTP)

When the IC temperature is over 165 °C, the IC shuts down. Only when the IC temperature drops to 140 °C, IC will restart.

● Soft Start

DP2353 features an internal 2ms (typical) soft start that slowly increases the threshold of cycle-by-cycle current limiting comparator during startup sequence. It helps to prevent transformer saturation and reduce the stress on the secondary diode during startup. Every restart attempt is followed by a soft start activation.

● Constant Power Limiting

A proprietary “Constant Power Limiting” block is integrated to achieve constant maximum output power capability over universal AC input range. Based on the duty cycle information, the IC generates OCP threshold according to a proprietary analog algorithm.

● Over Load Protection (OLP)

If over load occurs, a fault is detected. If this fault is present for more than 75ms (typical), the protection will be triggered, the IC will experience an auto-recovery mode protection as mentioned above. The 75ms delay time is to prevent the false trigger from the power-on and turn-off transient.

● VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage is higher than 31V (typical), the IC will stop switching. This will cause VDD fall down to be lower than V_{DD_OFF} (typical 9V) and then the system will restart up again. An internal 35V (typical) zener clamp is integrated to prevent the IC from damage.

● CS Pin Float Protection

When VDD voltage is higher than V_{DD_ON} (21V typical), IC firstly starts to check whether CS pin is floated. If CS pin is floated, switching is blocked and IC enters auto-recovery mode; otherwise, normal work begins. With this protection, system stability is enhanced.



● Auto Recovery Mode Protection

As shown in Fig.4, once a fault condition is detected, PWM switching will stop. This will cause VDD to fall because no power is delivered from the auxiliary winding. When VDD falls to V_{DD_OFF} (typical 9V), the protection is reset and the operating current reduces to the startup current, which causes VDD to rise. The system begins switching when VDD reaches to V_{DD_ON} (typical 21V). However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.

clamp is added for power MOSFET gate protection when high VDD input.





Fig.4

● Soft Totem-Pole Gate Driver

DP2353 has a soft totem-pole gate driver with optimized EMI performance. An internal gate



Package Dimension




| Symbol | Dimensions in Millimeters | | Dimensions in Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 1.350 | 1.750 | 0.053 | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.006 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.200 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| e | 1.270 (BSC) | | 0.050 (BSC) | |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| θ | 0° | 8° | 0° | 8° |



Package Dimension

SOP8



| Symbol | Dimensions in Millimeters | | Dimensions in Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 1.350 | 1.750 | 0.053 | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.006 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.200 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| e | 1.270 (BSC) | | 0.050 (BSC) | |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| θ | 0° | 8° | 0° | 8° |